PTO/SB/05 (2/98) (modified)
Approved for use through 9/30/2000, OMB 0651-0032
Patent and Trademark Office: U.S DEPARTMENT OF COMMERCE

# **NEW UTILITY PATENT APPLICATION TRANSMITTAL**

(only for new nonprovisional applications under 37 CFR 1.53(b))

r atent and Trademark On	CE U.S DEFARTIMENT OF COMMERCE
Attorney Docket Number	3157
First Named Inventor	Dong-Ying Kuo
Total Pages in this Submission	33
Express Mail Label No.	EM207852768US

APPLICATION ELEMENTS AC	ACCOMPANYING APPLICATION PARTS							
1 Fee Transmittal Form (in duplicate) 6	Assignment & PTO-1595							
Check Enclosed 7.	Certified Copy of Priority Document(s)							
Specification (preferred arrangement set forth below) Descriptive Title of the Invention Cross Reference(s) to Related Case(s) Statement Regarding Fed sponsored R & D Background of the Invention Brief Summary of the Invention  Brief Description  9.	(If foreign pnority is claimed)  Information Disclosure Statement & PTO-1449  Copies of IDS Citation(s)  Preliminary Amendment mall Entity Statement  New Statement enclosed  Statement filed in prior application Status still proper and desired							
b. Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional with Box 17 completed)	]							
i Deletion of inventor(s)								
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1 63(d)(2) and 1 33(b)								
5. Incorporation by Reference (useable if Box 4b is	ADDRESS TO:							
checked). The entire disclosure of the prior application,	Assistant Commissioner for Patents							
from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure	Box Patent Application							
of the accompanying application and is hereby incorporated by reference therein.	Washington, D.C. 20231							
17. If a CONTINUING APPLICATION, check appropriate box and supply the requ	guisite information below and in a preliminary amendment							
☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of	of prior application No/							
Prior application Information Examiner:	Group/Art Unit.							
18. CORRESPONDENCE A	ADDRESS							
Sanjay Prasad Fenwick & West LLP								
ADDRESS Two Palo Alto Square								
	CA							
COUNTRY U.S.A. TELEPHONE (650) 85	58-7291 FAX (650) 494-1417							
Name (Print/Type) Sanjay Prasad R	Registration No. (Attorney/Agent) 36,247							
Signature	Date 4/9/58							

PTO/SB/17 (6-95)(modified)
Approved for use through 11/30/96, OMB 0651-0032

U.S. Department of Commerce   Rev 10/95	0000/DTO/		II C. Danastment of Con	Patent and Trademark Office: 0.5. DEPARTMENT OF COMMERCE									
FEE TRANSMITTAL  TOTAL AMOUNT OF PAYMENT  Suntrout (1) = Suntrout (2) = Subtrout (5) = Suppose (5)   Sy 90,00    METHOD OF PAYMENT  T. The Commissioner is hereby authorized to:  Charge the indicated feets of the below method depost account?  Charge the state fee set in 37 CFR : 18 at the Mailing of the Notice of Allowance, 37 CFR : 13 11(b) to the below method depost account?  Charge the state fee set in 37 CFR : 18 at the Mailing of the Notice of Allowance, 37 CFR : 13 11(b) to the below method depost account?  Charge the state fee set in 37 CFR : 18 at the Mailing of the Notice of Allowance, 37 CFR : 13 11(b) to the below method depost account?  Charge the state fee set in 37 CFR : 18 at the Mailing of the Notice of Allowance, 37 CFR : 13 11(b) to the below method depost account?  Charge the state fee set in 37 CFR : 18 at the Mailing of the Notice of Allowance, 37 CFR : 13 11(b) to the below method depost account?  Charge the state fee set in 37 CFR : 18 at the Mailing of the Notice of Allowance, 37 CFR : 13 11(b) to the below method depost account?  Depost Account Number: 19.2855  Deposit Account Number: 19.2855  Deposit Account Number: 19.2855  Total Entity  Fee Coaffer Per School Fee S		ioaitiea)	•		A I'		<del></del>	<del></del>					
FEE TRANSMITTAL  TOTAL AMOUNT OF PAYMENT Subtract (1) * subtract (2) * subtract (3) * [\$]799.00  Attorney Docket Number	Rev 10/95		Patent and Trademark	СОпісе			iber						
TOTAL AMOUNT OF PAYMENT  Subtract (1) * Subtract (2) * Subtract (3) * [\$]790.00  Attorner Name Name Name Name Name Name Name Name								•					
TOTAL AMOUNT OF PAYMENT   Examiner Name   Not Yet Known		FEE TRA	ANSMITTAL		First Na	med Inv	entor	Dong-Ying Kuo	ng-Ying Kuo				
METHOD OF PAYMENT					Group A	rt Unit		Not Yet Known		······································			
METHOD OF PAYMENT	TO	TAL AMOL	INT OF PAYMENT							<del></del>			
### The Commissioner is hereby authorized to:    Charge the indicated fees to the betwoe membroard depost account									<del>-</del>				
1. The Commissioner is hereby authorized to:  Charge the indicated fees to the below mentioned depost account counts to the below mentioned depost account in the below mentioned depost	Sabiotal (1)	Subtotal (2) 7 Sub	(\$)790.00		Altorney								
Charge the indicated fees to the below menhored depost account   Fee CoadFee   Fee C	N	<b>IETHOD OF</b>	PAYMENT			FE	E CALCU	LATION (conti	nued)				
Charge the indicated fees to the below menhored depost account   Fee CoadFee   Fee C	1 The Com	missioner is l	hereby authorized to:	3. ADI	DITIONAL	FEES							
The content of the				Large E	ntity Sm	all Entity							
100/5130				Fee Code	e/Fee Fee	Code/Fee	Fee Descr	ription		Fee Due			
Charge any additional fee required under 37 CFR 11 foand 11 70 red day over payments to the below mentioned depost account   147/82,520	men	itioned deposit a	ccount	105/ <b>\$1</b>	I <b>30</b> 2	05/ <b>\$65</b>	Surcharge	- late filing fee or oa	th				
to the below mentioned deposts account   147/\$2,520							J	J					
Charge the Issue Fee set in 37 CFR 1 18 at the Mailing of the Notice of Allowance, 37 CFR 1 31 (b) to the below mentioned deposit account Number: 19-2555   15/15/10   215/1555   Extension for response within first month				127/\$	50 2	27/ <b>\$25</b>	Surcharge-	-late provisional filing	g fee or cover sheet				
Charge the Issue Fee set in 37 CFR 1 18 at the Mellag of the Notice of Allowance. 37 CFR 1 31 (10) to the below mentioned deposts account Number: 18-2555   Extension for response within first month.	io ii	ie below mentor	ieu ueposit account	147/\$2,	<b>520</b> 14	7/ <b>\$2,520</b>	For filing a	request for reexami	nation				
37 CFR 1 311(b) to the below menhoned deposit account Number: 19-2585   116/\$400   216/\$200   Extension for response within second month?								·	·				
Deposit account Number: 19-2555   Deposit Number: 19-2555				115/\$1	110 2	15/ <b>\$55</b>	Extension	tor response within f	irst montn				
117/\$950   217/\$475   Extension for response within third month			THE REION THEIRIGHED	116/\$4	100 2	16/ <b>\$200</b>	Extension	for response within s	second month <sup>†</sup>				
Deposit Account Name: FENWICK & WEST LLP   A Duplicate Copy of this authorization is attached   128/52,060   228/51,030   Extension for response within florith month¹	·												
A Duplicate Copy of this authorization is attached  2.				117/\$9	95U 2	1//\$475	Extension	tor response within t	nira month'				
A Duplicate Copy of this authorization is attached  2.	Deposit Acco	untitalite. FEI	THIST G TILS! LLF	118/ <b>\$1</b> .	<b>510</b> 2	18/ <b>\$755</b>	Extension	for response within f	ourth month <sup>†</sup>				
Payment Enclosed:	A Duplicate C	opy of this auth	norization is attached	400/00		0/04 000	F. 4		t				
FEE CALCULATION (rees effective 10/01/97)  1. FILING FEE Large Entity Fee Code/Fee Pee Code/Fee Pee Code/Fee Pee Code/Fee Pee Description Due  141/\$1,320 241/\$680 Petition to revive unintentionally abandoned application  Small Entity Fee Code/Fee Pee Code/Fee Pee Code/Fee Pee Pee Pee Pee Pee Pee Pee Pee Pee	2. X Pa	vment Enclos	sed:	128/ <b>\$2</b> ,	,060 22	8/\$1,030	Extension	for response within t	iith month				
1. FLING FEE				119/\$3	310 2	19/ <b>\$155</b>	Notice of A	Appeai					
1. FLING FEE		_											
1. FLING FEE	FEE CAL	LCULATION	(fees effective 10/01/97)	141/\$1,	, <b>320</b> 2-	41/\$660	Petition to	Petition to revive unintentionally abandoned					
101/\$790	1. FILING F	EE		1			application	1					
101/\$790   201/\$395   Utility Filing				142/61	320 2	40/ <b>\$660</b>	Utility leen	o Ego (Or Reissue)					
106/\$330   206/\$165   Design Filing     122/\$130   122/\$130   Petitions to the Commissioner     108/\$790   208/\$395   Reissue   Filing     123/\$50   123/\$50   Petitions related to provisional applications     126/\$240   126/\$240   Submission of Information Disclosure Statement     126/\$240	Fee Code/Fee	ree Code/ree	Description Due	142/\$1,	,320 2	42/3000	Othity 1550	e ree (O: Neissue)		L			
108/\$790 208/\$395 Reissue Filing 123/\$50 123/\$50 Petitions related to provisional applications 126/\$240 Submission of Information Disclosure Statement (umes number of properties)  SUBTOTAL (1) (\$)790 146/\$790 246/\$395 Filing a submission after final rejection (37 CFR 1 129(a))  Large Entity Fee CodelFee Fee Description 103/\$22 203/\$11 Claims in excess of 20 102/\$82 202/\$41 Independent claims in excess of 3 in excess of 3 in excess of 3 Submission after final rejection (37 CFR 1 129(b))  104/\$270 204/\$135 Multiple dependent claims in excess of 20 203/\$41 Reissue independent claims over original patent 103/\$22 210/\$11 Reissue claims in excess of 20 203 and over original patent 103/\$22 210/\$11 Reissue claims in excess of 20 203 and over original patent 103/\$22 210/\$11 Reissue claims in excess of 20 203 and over original patent 103/\$22 210/\$11 Reissue claims in excess of 20 203 and over original patent 103/\$22 210/\$11 Reissue claims in excess of 20 203 and over original patent 103/\$22 210/\$11 Reissue claims in excess of 20 203 and over original patent 103/\$22 210/\$11 Reissue claims in excess of 20 203 and over original patent 103/\$22 210/\$11 Reissue claims in excess of 20 203 and over original patent 103/\$20 or = 0 x 22 = 0 Indicate 103/\$20 or = 0 x 22 = 0 Indicate 103/\$20 or = 0 x 82 = 0 Indicate 103/\$	101/ <b>\$790</b>	201/ <b>\$395</b>	Utility Filing 790	143/\$4	<b>150</b> 2	43/ <b>\$225</b>	Design Iss	sue Fee					
Filing	106/ <b>\$330</b>	206/ <b>\$165</b>	Design Filing	122/\$1	130 1	22/ <b>\$130</b>	Petitions to	o the Commissioner					
Filing	108/\$790	208/\$395	Reissue	123/ <b>S</b>	50 1	23/ <b>\$50</b>	Petitions re	elated to provisional	applications				
SUBTOTAL (1) (\$)790  2. CLAIMS  Large Entity Fee Code/Fee Fee Description  149/\$790 249/\$395 Filing a submission after final rejection (37 CFR 1 129(a))  149/\$790 249/\$395 For each additional invention to be examined (37 CFR 1 129(b))  Other fee (specify)  102/\$82 203/\$11 Claims in excess of 20 (37 CFR 1 129(b))  102/\$82 203/\$11 Claims in excess of 3  104/\$270 204/\$135 Multiple dependent claims in excess of 3  109/\$82 209/\$41 Reissue independent claims over original patent claims over original patent  110/\$22 210/\$11 Reissue claims in excess of 20 and over original patent  110/\$22 210/\$11 For Existing Previously Paid				·		·		•	• •				
SUBTOTAL (1) (\$)790  146/\$790  246/\$395  Filing a submission after final rejection (37 CFR 1 129(a))  149/\$790  246/\$395  Filing a submission after final rejection (37 CFR 1 129(a))  149/\$790  249/\$395  For each additional invention to be examined (37 CFR 1 129(b))  Other fee (specify)  Other fee (specify)  Other fee (specify)  SUBTOTAL (3) (\$).00  109/\$82  209/\$41  Reissue independent claims in excess of 20 Other fee (specify)  110/\$22  210/\$11  Reissue claims in excess of 20 or Previously Paid For Existing Claims  TOTAL 20 minus* 20 or Previously Paid For Existing Paid For For Existing Paid For Ex	114/\$150	214/\$75	Provisional	120/#2	120/ <b>9240</b> 120/9		Gubillissic	Submission of information disclosure Statement					
SUBTOTAL (1) (\$)790  146/\$790  246/\$395  Filing a submission after final rejection (37 CFR 1 129(a))  149/\$790  249/\$395  For each additional invention to be examined (37 CFR 1 129(b))  Other fee (specify)  103/\$22  203/\$11  Claims in excess of 20  Other fee (specify)  Other fee (specify)  Other fee (specify)  109/\$82  209/\$41  Reissue independent claims in excess of 20  109/\$82  209/\$41  Reissue independent claim excess of 20  110/\$22  210/\$11  Reissue claims in excess of 20  Total  20 or Fee Description  For Existing Previously Paid For Previously Paid For Existing Previously Paid For Ex			Filing	581/\$	40 5	81/ <b>\$40</b>							
2. CLAIMS  Large Entity Fee Code/Fee Fee Description  103/\$22 203/\$11 Clairns in excess of 20 102/\$82 202/\$41 Independent clairns in excess of 3 104/\$270 204/\$135 Multiple dependent clairm 110/\$22 210/\$11 Reissue independent clairns of 20 and over original patent 110/\$22 210/\$11 Reissue clairns in excess of 20 and over original patent 110/\$22 210/\$11 Reissue clairns in excess of 20 and over original patent 110/\$22 210/\$11 Reissue clairns in excess of 20 and over original patent 110/\$22 210/\$11 Reissue clairns in excess of 20 and over original patent 110/\$22 210/\$11 Reissue clairns in excess of 20 and over original patent 110/\$22 210/\$11 Reissue clairns in excess of 20 and over original patent 110/\$22 210/\$11 Reissue clairns in excess of 20 and over original patent 110/\$22 210/\$11 Reissue clairns in excess of 20 and over original patent 110/\$22 210/\$11 Reissue clairns in excess of 20 and over original patent 110/\$20 minus* 20 or		SUBTOT	NI (1) (\$\\700				(times nun	nber of properties)	perties)				
2. CLAIMS  Large Entity Fee Code/Fee   Small Entity Fee Code/Fee   Fee Description   103/\$22   203/\$11   Claims in excess of 20   102/\$82   202/\$41   Independent claims in excess of 3   104/\$270   204/\$135   Multiple dependent claims in excess of 3   109/\$82   209/\$41   Reissue independent claims over original patent claims over original patent   110/\$22   210/\$11   Reissue claims in excess of 20   Other fee (specify)   110/\$22   210/\$11   Reissue claims in excess of 20   Other fee (specify)   110/\$22   210/\$11   Reissue claims in excess of 20   Exiting   For   Existing   Previously   Paid For   Exiting   Paid For   TOTAL   20   minus*   20 or   = 0   x   22   = 0		3061017	4L(1) (\$)/30	146/\$	700 2/6/\$395		Filing a su	bmission after final r					
Large Entity Fee Code/Fee 103/\$22	2. CLAIMS			1		+555			-,				
Fee Code/Fee Fee Fee Code/Fee Fee Fee Code/F		O		4.00	700 ^	10/6225	C!		a ha awam				
103/\$22 203/\$11 Claims in excess of 20 102/\$82 202/\$41 Independent claims in excess of 3  104/\$270 204/\$135 Multiple dependent claim  109/\$82 209/\$41 Reissue independent claims over original patent 110/\$22 210/\$11 Reissue claims in excess of 20 and over original patent  109/\$82 209/\$41 Reissue independent claims over original patent 110/\$22 210/\$11 Reissue claims in excess of 20 and over original patent  109/\$82 209/\$41 Reissue independent claims  100/\$82 209/\$41 Reissue claims in excess of 20 minus over original patent  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 20 or Existing Claims  100/\$82 210/\$11 Reissue claims in excess of 2			Fee Description	149/\$7	790 2	49/ <b>\$395</b>			oe examined				
Other fee (specify)  104/\$270							,						
102/\$82	103/\$22	203/ <b>\$11</b>	Claims in excess of 20		Other fee	(specify)							
104/\$270 204/\$135 Multiple dependent claim  109/\$82 209/\$41 Reissue independent claims over original patent 110/\$22 210/\$11 Reissue claims in excess of 20 and over original patent 110/\$22 210/\$11 Reissue claims in excess of 20 and over original patent 110/\$22 210/\$11 Reissue claims in excess of 20 and over original patent 110/\$22 210/\$11 Reissue claims in excess of 20 and over original patent 110/\$20 minus* 20 or = 0 x 22 = 0 INDEP 2 minus* 3 or = 0 x 82 = 0 INDEP 2 minus* 3 or = 0 x 82 = 0 INDEP 2 minus* 3 or = 0 x 82 = 0 INDEP 2 minus* 3 or = 0 x 82 = 0 INDEP 2 minus* 3 or = 0 x 82 = 0 INDEP 2 minus* 3 or = 0 x 82 = 0 INDEP 2 minus* 3 or = 0 x 82 = 0 INDEP 2 minus* 3 or = 0 x 82 = 0 INDEP 3	102/\$82	202/\$41		Other lee (specify)									
109/\$82 209/\$41 Reissue independent claims over original patent 110/\$22 210/\$11 Reissue claims in excess of 20 and over original patent  TOTAL 20 minus* 3 or = 0 x 22 = 0  INDEP 2 minus* 3 or = 0 x 82 = 0  [ ] First presentation of multiple dependent claim  * Subtract the greater number of Col 2  ** Subtract the greater number of Col 2 is less than zero, then enter "0" in Col 3  SUBMITTED BY  Typed or Printed Name Sapiay_Prasad  Reissue independent claim  (Col. 1) (Col 2) (Col 3)  Highest No Previously Paid For  Previously Paid For  I TOTAL 20 minus* 3 or = 0 x 22 = 0  [ ] First presentation of multiple dependent claim  * Subtract the greater number of Col 2  ** Subtract the greater number of Col 2 is less than zero, then enter "0" in Col 3  ** Submitted Name Sapiay_Prasad  Reg Number 36,247			in excess of 3		Other fee	(specify)							
109/\$82 209/\$41 Reissue independent claims over original patent 110/\$22 210/\$11 Reissue claims in excess of 20 and over original patent  TOTAL 20 minus* 3 or = 0 x 22 = 0  INDEP 2 minus* 3 or = 0 x 82 = 0  [ ] First presentation of multiple dependent claim  * Subtract the greater number of Col 2  ** Subtract the greater number of Col 2 is less than zero, then enter "0" in Col 3  SUBMITTED BY  Typed or Printed Name Sapiay_Prasad  Reissue independent claim  (Col. 1) (Col 2) (Col 3)  Highest No Previously Paid For  Previously Paid For  I TOTAL 20 minus* 3 or = 0 x 22 = 0  [ ] First presentation of multiple dependent claim  * Subtract the greater number of Col 2  ** Subtract the greater number of Col 2 is less than zero, then enter "0" in Col 3  ** Submitted Name Sapiay_Prasad  Reg Number 36,247	104/8270	204/\$435	Multiple dependent claim					91119	STOTAL (3) (e)	00			
claims over original patent Reissue claims in excess of 20 and over original patent  TOTAL 20 minus* 3 or = 0 x 22 = 0  INDEP 2 minus* 3 or = 0 x 82 = 0  [ ] First presentation of multiple dependent claim  * Subtract the greater number of Col 2  ** If the difference between Col 1 and Col 2 is less than zero, then enter "0" in Col 3  SUBMITTED BY  Typed or Printed Name Sapiay Prasad  Claims over original patent  Fee Due  Fee Due  Fee Due  Subtract ** Fee Due  Fee Due  Subtract ** Fee Due  Fee Due  Total 20  INDEP 2 minus* 3 or = 0 x 82 = 0  [ ] First presentation of multiple dependent claim  * Subtract the greater number of Col 2  ** If the difference between Col 1 and Col 2 is less than zero, then enter "0" in Col 3  SUBMITTED BY  Typed or Printed Name Sapiay Prasad  Reg Number 36,247	104/\$2/0	∠∪4/ <b>\$135</b>	widiliple dependent claim					301	2101VF (3) (4)				
claims over original patent Reissue claims in excess of 20 and over original patent  TOTAL 20 minus* 3 or = 0 x 22 = 0  INDEP 2 minus* 3 or = 0 x 82 = 0  [ ] First presentation of multiple dependent claim  * Subtract the greater number of Col 2  ** If the difference between Col 1 and Col 2 is less than zero, then enter "0" in Col 3  SUBMITTED BY  Typed or Printed Name Sapiay Prasad  Claims over original patent  Fee Due  Fee Due  Fee Due  Subtract ** Fee Due  Fee Due  Subtract ** Fee Due  Fee Due  Total 20  INDEP 2 minus* 3 or = 0 x 82 = 0  [ ] First presentation of multiple dependent claim  * Subtract the greater number of Col 2  ** If the difference between Col 1 and Col 2 is less than zero, then enter "0" in Col 3  SUBMITTED BY  Typed or Printed Name Sapiay Prasad  Reg Number 36,247	109/592	209/\$44	Reissue independent	L	(Col. 1)		(Cvl 3)	(Col. 3)					
Total   Fee   Due   Fee   Due   Fee   Fee   Fee   Due   Fee   Fe	133,462	∠∪3/ <b>4</b> *1			No of	7 6	Highes	t No	] [ ]				
of 20 and over original patent  TOTAL 20 minus* 20 or = 0 x 22 = 0 INDEP 2 minus* 3 or = 0 x 82 = 0  [] First presentation of multiple dependent claim  * Subtract the greater number of Col 2  * SUBTOTAL (2) (\$).00  ** If the difference between Col 1 and Col 2 is less than zero, then enter *0" in Col 3  SUBMITTED BY  Typed or Printed Name Sapiay_Prasad  Reg Number 36,247	110/\$22	210/644		For		1			Fee	Due			
* Subtract the greater number of Col 2 SUBTOTAL (2) (\$).00  ** If the difference between Col 1 and Col 2 is less than zero, then enter "0" in Col 3  SUBMITTED BY  Typed or Printed Name Sanjay Prasad  Typed or Printed Name Sanjay Prasad  Typed or Printed Name Sanjay Prasad	110/422	2101911		TOTAL		minus.			x   22   =	0			
* Subtract the greater number of Col 2 SUBTOTAL (2) (\$).00  ** If the difference between Col 1 and Col 2 is less than zero, then enter "0" in Col 3  SUBMITTED BY  Typed or Printed Name Sanjay Prasad  Typed or Printed Name Sanjay Prasad  Typed or Printed Name Sanjay Prasad					1	<b>⊣</b> ⊢				0			
* Subtract the greater number of Col 2  ** If the difference between Col 1 and Col 2 is less than zero, then enter "0" in Col 3  SUBMITTED BY  Typed or Printed Name Sanjay Prasad  Reg Number 36,247					First prese	1		ndent claim	<del></del>				
** If the difference between Col 1 and Col 2 is less than zero, then enter "0" in Col 3  SUBMITTED BY  Typed or Printed Name Sanjay Prasad  Reg Number 36,247					·····		, ,						
SUBMITTED BY  Typed or Printed Name Sanjay Prasad  Reg Number 36,247	1				•								
Typed or Printed Name Sanjay Prasad Reg Number 36,247	<u></u>		$\mathcal{A}$	- It the	аптегепсе	petween (	Cor T and Col						
Signature Date 4/9/98	Typed or Print	ted Name Sa	anjay Prasad//			Reg Nu	mber 36,247						
Signature   Vale   4/9/98	Signatura							Data	1.1-1-				
	Signature	_	Tes/ 1					Date	119198				

<sup>1</sup> Request for Extension of Time pg/37 CFR 1 136 (a)(3) made hereby 18235/03157/1423 Rev 04/09/98

20

5

10

### Non-Stalled Requesting Texture Cache System and Method

Inventors:

Dong-Ying Kuo
Zhou Hong
Randy Zhao
Roger Niu
Poornachandra Rao
Lin Chen
Jeremy Alves

BACKGROUND OF THE INVENTION

Field of the Invention

This invention generally relates to the field of computer graphics systems and more particularly to the generation and processing of textures in computerized graphical images.

### Description of Related Art

To achieve realism in a three-dimensional pixel-based computer-generated graphic image, realistic surface shading must be added to the graphic image in order to simulate real-world surface features such as surface texture. A conventional manner for generating such surface characteristics is texture mapping.

Texture mapping is a relatively efficient technique for creating the appearance of a complex image without the tedium and excessive computational costs of having to directly render three-dimensional details on the surface of a three-dimensional graphic image. In particular, a source (texture) image, which is comprised of individual elements (texels), is

5

mapped through pixel composition onto the three-dimensional graphic image. For example, to generate a graphic image of an oak table, first the structure of the chair is created. Second, a texture image of oak wood is mapped over the structural surface of the chair. To correctly integrate this oak texture image onto the chair, a predefined number of texels are interpolated to generate each pixel of the surface of the chair.

As is well known in the art, two of the more common texture mapping techniques to effectively interpolate pixels from a texture image are bi-linear filtering and tri-linear filtering. In bi-linear filtering, four texels are used to interpolate each pixel of the graphic image. In tri-linear filtering, eight texels are used to interpolate each pixel of the graphic image.

To avoid potentially overwhelming bandwidth requirements, which are attributable to the use of these texture mapping techniques, mip (*multum in parvo*) mapping often is used to compress the texture image into texture maps of different 'd' levels of resolution. During the scan conversion phase of rasterization, each of these mip maps of the texture map is precomputed with a specific 'd' level of detail and is separately stored. Depending upon the level of detail of the pixel-based graphic image, a specific 'd' level of the texture map is retrieved for texture filtering. For example, if the graphic image is displayed as a smaller image in the background of a computer-generated graphical scene, the level of detail is low, thereby allowing a lower resolution (e.g., d=4) texture map to be used. With less texels needed for the texture filtering, the lower resolution texture map results in lower system bandwidth requirements.

Alternatively, if the graphic image is displayed as a full-size image in the foreground of a graphic scene, a higher resolution texture map surface (e.g., d=0) is used, thereby raising the overall system bandwidth requirements.

5

Unfortunately, as discussed in "Hardware Accelerated Rendering of Anti-aliasing Using a Modified A-Buffer Algorithm," Computer Graphics, 307-316, (Siggraph '97 Proceedings), which is incorporated by reference herein, in a real-time environment, where several tens of millions of pixels must be generated every second by these complex texture mapping techniques, high computational demands and tremendous bandwidths for a texture mapping system are unavoidable. For example, with a primary goal of the texture mapping system achieving an average pixel composition rate of one pixel per clock cycle, without the use of caching, one memory block (e.g. four 32-bit texels in a 2 X 2 matrix configuration) must be retrieved every clock cycle. Based upon a clock frequency of approximately 100 MHz, the corresponding bandwidth requirements for achieving such an ideal data transfer rate is approximately 1600 Mbytes per second (MBps).

Due to the ever increasing user expectations of realism in computer generated graphics as well as the demand for economical texture mapping systems, achieving such ideal data transfer rates at an economical price is often elusive. For example, commercially available systems are available that integrate a texture mapping system together with a parallel DRAM memory module sub-system design. Even though such systems offer high data transfer rates, they are economically impractical to the average consumer due to the high price of such designs.

A more inexpensive implementation of the texture mapping system design is integration of the texture mapping system into a graphic accelerator card, which interfaces through an advanced graphics port / peripheral component interconnect (AGP/PCI) interface with a relatively inexpensive general purpose, personal computer. This implementation, however, is confronted with at least two significant performance limitations.

5

First, due to the AGP/PCI interface only having a bandwidth of approximately 512 MBps, the ability of the texture mapping system to achieve data rates of 1600 MBps is severely curtailed. In particular, such a bandwidth bottleneck results in a relatively significant latency between the system requesting a plurality of texels (memory block) from the memory module and the system receiving back the requested memory block. Second, by issuing these memory block requests in the order that the pixel identifiers are generated by the scan module, the texture mapping system often must page-switch DRAM pages within the memory module to obtain the necessary memory blocks, thereby injecting additional latency into the overall texture mapping system.

To address such performance issues, cost-sensitive texture mapping systems employ a cache module, which is internally located within the system to attempt to minimize the limitations of the AGP/PCI. By retrieving memory blocks prior to needing any of the texels contained within the memory block, the latency attributable to retrieving these texels through the AGP/PCI interface is reduced.

The performance advantages of this local cache design, however, are dependent upon the success ('hit') rate of storing the needed memory blocks within the cache module. For example, when rendering certain shapes (such as long, narrow triangles) as texture primitives, poor memory block locality issues can emerge. Due to cost constraints that require the cache module to be of a limited storage size, the memory block stored within the cache module, which is associated with the beginning of the scan conversion, is no longer locally stored within the cache module by the time the end of a scan conversion span is reached. This situation results in not only an increase in the failure (miss) rate to locate a specific memory block within the cache module, but also in an increase in the need to excessively swap memory blocks into and out of

5

the cache module. To minimize this locality problem, texture mapping systems require accurate synchronization between the memory module and the cache module without dramatically increasing the cost of the system.

What is needed is a texture mapping system and method, which can effectively address the issues of transmitting as many texel requests as early as possible, synchronizing the processing of texel requests and the corresponding texels and avoiding bandwidth limitations in a cost-effective manner.

### SUMMARY OF THE INVENTION

In accordance with the system and method of the present invention, an accelerated caching system is invented to increase the operation concurrency between a cache module and a memory module based upon efficient synchronization of a first in, first out scheme. The caching system may comprise a scan module, a memory module, a texture cache module, a texture filter module and a pixel processing unit.

The scan module generates pixel identifiers corresponding to both specific pixels in a three-dimensional graphic image and memory blocks of texels within the memory module. The texture cache module strips each of these pixel identifiers into its corresponding memory block (MB) identifier and texel identifier subcomponents. Based upon a first in, first out scheme, the texture cache module utilizes each MB identifier to determine whether a memory block corresponding to the MB identifier has already been locally stored within the cache module. If the memory block is already locally cached, the texture cache module synchronizes the transmission of the texels within the memory block to the texture filter module. If the memory block is not already locally cached within the texture cache module, the texture cache module

18235/03157/72

20

5

retrieves the needed memory block from the memory module and stores the memory block in a specific location within the texture cache module. When these texels are needed for pixel composition, the texture cache module transmits the texels to the texture filter module.

This system and method ensures that a high performance and cost effective first in, first out caching scheme is achieved by increasing the operation concurrency between the cache module and the memory module through efficient synchronization.

## BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a high level illustration of a preferred embodiment of the texture mapping system of the preferred embodiment of the present invention.

Figure 2 is a detailed illustration of the texture cache module of the preferred embodiment.

Figure 3 is a detailed illustration of the address module of the preferred embodiment.

Figure 4 is an illustration of the controller module of the preferred embodiment.

Figure 5 is an illustration of the translation of the memory block storage scheme to the cache block storage scheme in the preferred embodiment.

# DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

A preferred embodiment of the present invention is now described with reference to figures where like reference numbers indicate identical or functionally similar elements and the left most digit of each reference number corresponds to the figure in which the reference number is first used.

5

Figure 1 is an overview of the system of the preferred embodiment of the present invention for improving the performance of caching texels for pixel composition. The system 100 includes a memory module 140, a scan module 160, a texture cache module (TCM) 130, a texture filter module (TFM) 180 and a pixel processing unit (PPU) 190. In this embodiment, the memory module 140 is comprised of dynamic random access memory (DRAM), which stores each 4 X 4 matrix of texels in one of a plurality of memory blocks.

The scan module 160 coupled to the TCM 130 transmits a plurality of pixel identifiers 510 (shown in Figure 5) to the TCM 130. The TCM 130 utilizes each of these pixel identifiers 510 to ensure that a memory block corresponding to the pixel identifier 510 has been retrieved from the memory module 140 and locally cached within the TCM 130. Once the memory blocks are locally cached, each texel within the memory block corresponding to the pixel identifier 510 is transmitted to the TFM 180. The TFM 180 filters the received texels into resultant texels, which then are transmitted to the PPU 190 for pixel composition

Figure 2 is a more detailed illustration of the TCM 130 of the preferred embodiment of the present invention. The TCM 130 comprises a cache module 220, a data formatter 255, a retrieval buffer 260, a request buffer 250, an address module 210, a buffer module 240, and a controller module 290.

The cache module 220, which in this embodiment is comprised of SRAM having a 4 way - 4 set association, locally stores a subset of the memory blocks stored within the memory module 140. As is illustrated in figure 5, such an association results in the cache module 220 becoming organizationally divided into four ways (e.g., ways 0-3) with each way having four quadrants (sets). Each set having a unique cache block address (e.g., a number between 0 and 15) represents a 4 x 4 matrix of texels (cache block).

18235/03157/72

5

The address module 210, which is coupled to the scan module 160 and the cache module 220, receives from the scan module 160 a pixel identifier 510 (u.u<sub>f</sub>, v.v<sub>f</sub>, d.d<sub>f</sub>), which includes an integer portion (u.\_, v.\_, d.\_) and a fractional portion (\_.u<sub>f</sub>, \_.v<sub>f</sub>, \_.d<sub>f</sub>), for each scanned pixel. From the integer portion of each pixel identifier 510, the address module 210 generates a memory block (MB) identifier and a texel identifier 520. The address module 210 utilizes the MB identifier 530 to identify a memory block within the memory module 140. The address module 210 utilizes the texel identifier 520 to locate a specific texel within that memory block. The address module 210 relies upon the fractional portion of the pixel identifier 510 as an interpolation factor for linearly interpolating the texels corresponding to the texel identifier 520 for pixel composition.

Figure 5, in conjunction with figure 2, better illustrates the use of each of these identifiers in the preferred embodiment. For bi-linear filtering, the scan module 160 generates four, 11 bit [10:0] pixel identifiers 510 for every pixel of the three-dimensional graphic image. The address module 210 strips each integer portion of the pixel identifier 510 into a 9 bit MB identifier 530 and a 2 bit texel identifier 520. The MB identifier 530, which represents a 4 X 4 texel memory block within the memory module 140, is the highest 8 bits [10:2] of the integer portion. The texel identifier 520, which represents an orthogonal coordinate for a texel within this memory block, is the lower 2 bits [1:0] of the integer portion.

The address module 210 utilizes the MB identifier 530 to determine whether the memory block corresponding to the MB identifier 530 already has been locally stored within a cache block of the cache module 220. If the address module 210 determines that the memory block is already locally cached at a specific cache block address (hit), the address module 210 generates and transmits a transmit tag signal to the buffer module 240. The transmit tag signal includes the

5

cache block address, the texel identifier 520, the interpolation factors and a hit marker. The TCM 130 relies upon the hit marker to identify transmit tag signals corresponding to memory blocks, which are already locally cached within the cache module 220.

initiates a request for retrieval of the memory block from the memory module 140 by transmitting a retrieval signal to the request buffer 250, which operates as a FIFO queue. In this embodiment, the request buffer 250 can receive up to 4 retrieval signals at the same time. The retrieval signal includes the MB identifier 530 and a linear memory module address. Since the retrieval signal cannot be transmitted to the memory module 140 any faster than the AGP/PCI interface (not shown) will allow, the request buffer 250 continuously transmits the retrieval signals to the memory module 140 in the order the corresponding pixel identifiers 510 were received by the address module 210. The AGP/PCI interface, however, limits the transmission rate of the request buffer 250 to an approximate maximum rate of 512 MBps.

The memory module 140 responds to the receipt of the retrieval signals by transmitting the memory block, which corresponds to the MB identifier 530, back to the TCM 130. However, due to cost constraints, which limit the storage capacity of the cache module 220 to a finite size, not all memory blocks retrieved from the memory module 140 can be immediately stored within the cache module 220. Instead, until the cache block associated with the memory block is available to store the memory block, the retrieval buffer 260, which also operates as a FIFO queue, temporarily stores the received memory blocks in the order received. In this embodiment, the retrieval buffer 260 receives the 256-bit memory block within 2 clock cycles of a system clock.

5

In addition to transmitting the retrieval signal to the request buffer 250, the address module 210 also generates and transmits a retrieval tag signal and a transmit tag signal to the buffer module 240. The retrieval tag signal includes a tag reference counter value, which will be discussed with regard to figure 3, and a cache block address, which designates a specific cache block within the cache module 220 where the retrieved memory block corresponding to the MB identifier 530 will be stored. The address module 210 determines the specific cache block address for each retrieval tag signal by relying upon a least recently used (LRU) algorithm. The transmit tag signal includes the cache block address, the texel identifer, interpolation factors and a miss marker.

The controller module 290 relies upon the retrieval tag signals in the buffer module 240 to control the transmission of the memory blocks from the retrieval buffer 260 to the cache block associated with the memory block. As will be discussed in more detail with regard to figure 4, when the controller module 290 determines that the cache block is available for the associated memory block at the top of the retrieval buffer 260, the controller module 290 triggers the transmission of the memory block to the data formatter 255. The data formatter 255 transforms this memory block from its original format into a cache module format, which in this embodiment is a conventional ARGB format. The data formatter 255 then transmits each of these reformatted memory blocks to the cache module 220 where the memory blocks are stored in their associated cache blocks.

The controller module 290 relies upon the interpolation information isolated by the address module 210 to determine when to trigger the transmission to the TFM 180 of each texel associated with each transmit tag signal from the cache module 220. Since a filtering technique, such as bi-linear filtering, requires more than one texel to perform pixel composition and there is

18235/03157/72

5

the possibility that each of these texels may be located in a different cache block due to the 4 way
- 4 set organization of the cache module 220, up to four transmit tag signals must be transmitted
to the cache module 220 for every composition of a pixel.

Figure 3 is a more detailed illustration of the address module 210 and the buffer module 240. The address module 210 includes an address controller 310, a tag module 320, and a tag reference counter (TRC) 330. The buffer module 240 comprises a cache buffer 335 and a transmit buffer 345. Each buffer 335 and 345 can receive up to 4 tag signals at the same time. The tag module, which is coupled to the address controller 310, stores associations between each cache block address and the MB identifier 530 corresponding to the memory block stored within that cache block. In this embodiment, the tag module 320 is a table, which is edited by the address controller 310.

The address controller 310 is coupled to the request buffer 250, the tag module 320, the TRC 330, the cache buffer 335, the transmit buffer 345 and the scan module 160. In this preferred embodiment, the address controller 310 is a state machine, which either is a software program executed by a central processing unit (CPU) (not shown) of an Intel-based personal computer, or alternatively is comprised of hardware organized to implement a state machine. Upon receipt of the pixel identifiers 510 from the scan module 160, the address controller 310 compares the MB identifier 530 portion of each pixel identifier 510 with the MB identifiers 530 stored within the tag module 320. The TRC 330 records the consecutive number of times the address controller 310 achieves a match (hit) between these two MB identifiers 530. In this embodiment, the TRC 330 is an 8-bit counter, which initially is set to 0.

If the address controller 310 matches a received MB identifier 530 with an MB identifier 530 stored within the tag module 320, the address controller 310 generates the before-mentioned

5

transmit tag signal containing the hit marker, the texel identifier 520, corresponding to the MB identifier 530, and the cache block address, associated with the MB identifier 530. The address controller 310 also increments the TRC 330 by a value of 1.

If the address controller 310 is unable to match a received MB identifier 530 with one of the MB identifiers 530 stored within the tag module 320, the address controller 310 generates a retrieval tag signal, which includes the MB identifier 530 and a linear memory module address. In addition, a transmit tag signal and a retrieval tag signal are generated and transmitted to the buffer module 240. The retrieval tag signal includes the current TRC value and a cache block address, which, as previously discussed, is associated by the address controller 310 with the unmatched MB identifier 530 through the use of the LRU algorithm. This cache block address later is used as the location within the cache module 220 where the retrieved memory block corresponding to the unmatched MB identifier 530 will be stored. Unlike the 'hit' situation, in the 'miss' situation the TRC 330 is not incremented by 1. Rather, the current value of the TRC 330 is incorporated into the retrieval tag signal and the TRC 330 is set back to 1. This TRC value represents the number of consecutive 'hits' before the address controller 310 identified the 'miss' situation. The transmit tag signal for the 'miss' situation includes the texel identifier 520, the cache block address corresponding to the texel identifier 520, and a 'miss' marker. The 'miss' marker is used to identify those transmit tag signals, which correspond to memory blocks that must be retrieved from the memory module 140. Both the retrieval tag signal and the transmit tag signal then are appended to the end of the cache buffer 335 and the transmit buffer 345, respectively.

Figure 4 illustrates a detailed view of the controller module 290 of the TCM 130. The controller module 290 includes a retrieval controller 410, a transmit controller 430, a data

5

reference counter (DRC) 440 and a status module 450. The DRC 440 records the number of consecutive transmit tag signals having a 'hit' marker, which are transmitted to the cache module 220. In this embodiment, the DRC 440 is an 8-bit counter and the status module 450 is a table where each cache block address is associated with a logic state (e.g., "read only" logic state or "write only" logic state).

The transmit controller 430, which is coupled to the transmit buffer 350, the DRC 440 and the status module 450, controls when the texels within a memory block, which correspond to the transmit tag signals at the top of the transmit buffer 350, are further processed by the TCM 130. In the preferred embodiment, the transmit controller 430 is a state machine, which is either a software program executed by a CPU of an Intel-based personal computer, or alternatively comprises hardware components organized to implement such a state machine. If the transmit tag signals relating to a specific pixel both contain a 'hit' marker and are the next signals to be transmitted by the transmit buffer 350 as well as the logic state in the status module 450 of the corresponding cache blocks is set to the 'read only' state, the transmit controller 430 triggers the transmit buffer 350 to transmit the transmit tag signals to the cache module 220. The cache module 220 then transmits the texels corresponding to the transmit tag signals to the TFM 180. At approximately the same time, the transmit controller 430 also increments by one the DRC 440, which is initially set to a value of 0. If at least one of the transmit tag signals, which is at the top of the transmit buffer 350 and is associated with a specific pixel identifier 510, contains a 'miss' marker, the transmit controller 430 does not immediately trigger the transmit buffer 350 to transmit the transmit tag signals to the cache module 220. Rather, the retrieval controller 410 will change the logic states of the cache blocks from the 'read only' to the 'write only' state and will trigger the retrieval of the memory block from the retrieval buffer 260. Upon detecting the

10

20

change of the logic state to 'write only', the transmit controller 430 changes the logic state back to the 'read only' state, increments the DRC by 1 and triggers the transmit buffer 350 to transmit the transmit tag signals, which are needed for pixel composition, to the cache module 220.

The retrieval controller 410 is coupled to the retrieval buffer 260, the cache buffer 340, the DRC 440 and the status module 450. In the preferred embodiment, the retrieval controller 410 is a state machine, which is a software program executed by a CPU of an Intel-based personal computer, or alternatively comprises hardware organized to implement such a state machine. The retrieval controller 410 is responsible for synchronizing the writing of memory blocks within the cache block 220 by changing the logic state associated with a specific cache block within the status module 450 from 'read only' to 'write only'. In particular, the retrieval controller 410 waits for the memory block corresponding to the retrieval tag signal to be received by the retrieval buffer 260 from the memory module 140. Once received, the retrieval controller 410 compares the current DRC value with the TRC value within the retrieval tag signal. When this TRC value is greater than 0 and less than the DRC value, the retrieval controller 410 pauses. When the DRC value is greater than or equal to the TRC value and the retrieval buffer 260 is not empty, the retrieval controller 410 sets the logic state corresponding to the cache block address to 'write only' and sets the DRC value back to 0.

As discussed above, the changing of the logic state to 'write only' will result in the retrieval controller 410 triggering the cache buffer 340 to transmit the retrieved memory block at the top of the retrieval buffer 260 to the data formatter 255 for reformatting. The data formatter 255 then transmits the reformatted memory block to the cache module 220 where the memory block is stored in the cache block corresponding to the retrieval tag signal. Once the memory block is stored within the cache module 220, the transmit controller 430 responds to the change

5

in the logic state to 'write only' by changing the logic state of the cache block back to 'read only'. Even though this entire technique may have the risk of possibly overwriting memory blocks containing texels, which may be needed at a later time, the amount of latency avoided by this technique far outweighs the slight delay that is attributable to having to re-retrieve these memory blocks.

The foregoing description of the preferred embodiment has been presented for purposes of illustration and description. It is not intended to be exhaustive nor to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. For example, tri-linear filtering, rather than bi-linear filtering can be supported by an alternative embodiment of the present invention. The preferred embodiment was chosen and described to best explain the principles of the invention and its practical application to thereby enable others skilled in the art to best utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. The system and method, however, can be used in any other situation where a bandwidth bottleneck hinders the efficient processing of large amounts of data. It is intended that the scope of the invention be defined by the claims and their equivalents.

> 18235/03157/72 15

# **CLAIMS**

# What is claimed is:

1	1. A non-stalled requesting system comprising:	/
2	a first storage device for storing a plurality of texels;	
3	a second storage device coupled to the first storage device for storing a first to	exel of the
4	plurality of texels;	
5	a third storage device for storing an association between a first identifier sign	al and the
6	first texel;	
7	a first logic device coupled to the second storage device and the third storage	device for
8	responding to a second identifier signal matching the first identifier signal by trigger	ing the
9	transmission of the first texel from the second storage device and for responding to the	ne second
10	signal not matching the first identifier signal by retrieving a second texel of the plura	lity of texels
11	from the first storage device; the second texel having an association with the second	identifier
12	signal.	
1	2. The system of claim 1 further comprising:	
2	a second logic device coupled to the first logic device for synchronizing the t	ransmission
3	of the first texel from the second storage device.	

- 1 3. The system of claim 1 further comprising:
- a third logic device coupled to the first logic device for synchronizing the storing of the
   second texel in the second storage device.

- 1 4. The system of claim 2 further comprising:
- a fourth storage device coupled to second logic device for storing an association between
- 3 the second storage device and a plurality of logic states.
- 1 5. The system of claim 1 further comprising:
- a first counter coupled to the first logic device for responding to the second identifier
- 3 signal matching the first identifier signal by changing a first value to a second value.
- 1 6. The system of claim 2 further comprising:
- 2 a second counter coupled to the second logic device for responding to the transmission of
- 3 the first texel by the second storage device by changing a third value to a fourth value.
- 1 7. The system of claim 5 further comprising:
- 2 a second counter for responding to the transmission of the first texel by the second
- 3 storage device by changing a third value to a fourth value; and
- a third logic device coupled to the first logic device and to the second counter for
- 5 responding to the fourth value having a value at least as large as the second value by triggering
- 6 the storing of the second texel in the second storage device.
- 1 8. The system of claim 1 further comprising:
- 2 a second logic device coupled to the second storage device for controlling the
- 3 transmission of the first texel from the second storage device;
- a third logic device coupled to the second storage device for triggering the storing of the
- 5 second texel in the second storage device; and

- a third storage device coupled to the second logic device and the third logic device for synchronizing the transmission of the first texel and the storing of the second texel.
- 1 9. The system of claim 3 further comprising:
- a first buffer coupled to the first storage device, the second storage device and the third
- 3 logic device for delaying the storing of the second texel in the second storage module until the
- 4 third logic device triggers the storing of the second texel in the second storage device.
- 1 10. The system of claim 9 wherein the first buffer is a first in, first out queue.
- 1 11. A method for requesting texels, the method comprising the steps of:
- 2 storing the plurality of texels in a first storage device;
- 3 storing a first texel of the plurality of texels in a second storage device;
- storing an association between a first identifier signal and the first texel;
- 5 responding to a second identifier signal matching the first identifier signal by triggering
- 6 the transmission of the first texel from the second storage device; and
- 7 responding to the second identifier signal not matching the first identifier signal by
- 8 retrieving a second texel of the plurality of texels, having an association with the second
- 9 identifier signal, from the first storage device.
- I 12. The method of claim 1 comprising the additional step of:
- 2 synchronizing the transmission of the first texel from the second storage device.
- 1 13. The method of claim 1 comprising the additional step of:
- 2 synchronizing the storing of the second texel in the second storage device.


- 1 14. The method of claim 12 comprising the additional step of:
- 2 storing an association between the second storage device and a plurality of logic states.
- 1 15. The method of claim 11 comprising the additional step of:
- 2 responding to the second identifier signal matching the first identifier signal by changing
- 3 a first value to a second value.
- 1 16. The method of claim 12 comprising the additional step of:
- 2 responding to the transmission of the first texel by the second storage device by changing
- 3 a third value to a fourth value.
- 1 17. The method of claim 15 comprising the additional step of:
- 2 responding to the transmission of the first texel by the second storage device by changing
- 3 a third value to a fourth value; and
- 4 responding to the fourth value having a value at least as large as the second value by
- 5 triggering the storing of the second texel in the second storage device.
- 1 18. The method of claim 11 comprising the additional step of:
- 2 controlling the transmission of the first texel from the second storage device;
- 3 triggering the storing of the second texel in the second storage device; and
- synchronizing the transmission of the first texel and the storing of the second texel.
- 1 19. The method of claim 13 comprising the additional step of:
- delaying the storing of the second texel in the second storage module until the third logic
- 3 device triggers the storing of the second texel in the second storage device.


- 1 20. The method of claim 19 wherein the delay the storing of the second texel comprises the
- 2 additional step of:
- 3 transmitting the second texel, which was received prior to a third texel, before
- 4 transmitting the third texel.

10

### **ABSTRACT**

A caching system for increasing the operation concurrency between a cache module and a memory module by comparing received memory block identifiers, which correspond to texels needed for pixel composition, with memory block identifiers corresponding to texels locally stored within the cache module. If the received memory block identifiers match the memory block identifiers corresponding to locally cached texels, the system transmits these texels to a texture filter unit for pixel composition. If the received memory block identifiers do not match memory block identifiers corresponding to the locally cached texels, the system retrieves these texels from the memory module as fast as possible and then updates the cache module with the new texels. A plurality of first in, first out buffers are used to assist a controller module with synchronizing the transmission of the texels from the cache module and the overwriting of the texels received from the memory module into the cache module. Once locally cached, these texels also are transmitted to the texture filter unit for pixel composition.









FIGURE 3






FIGURE 5

PTO/SB/01 (6-95) (modified)
Approved for use through 10/31/96 OMB 0651-0032
Patent and Trademark Office: U S DEPARTMENT OF COMMERCE

			Tutent and 11	adomain c								
0010/PTO Rev. 6/95	U.S. Department of Com Patent and Trademark C		Attorney Docket N	Number	3157	3157						
			First Named Inver	ntor	Dong-Ying	Dong-Ying Kuo						
DECLARA	TION FOR		COMPLETE IF KNOWN									
UTILITY O PATENT AP	OR DESIGN	I	Application Numb	per	Not Yet Kn	own						
IAIDM	Lichiton	•	Filing Date		April 9, 199	8						
			Group Art Unit		Not Yet Kn	own						
[X] Declaration O Submitted with Initial Filing		ted after	Examiner Name		Not Yet Kn	own						
My residence, post office addres I believe I am the original, first a plural names are listed below) of	As a below named inventor, I hereby declare that:  My residence, post office address, and citizenship are as stated below next to my name.  I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled  NON-STALLED REQUESTING TEXTURE CACHE SYSTEM AND METHOD											
the specification of which		(Title of the I	nvention)									
Application Number [ I hereby state that I have review amended by any amendment spel acknowledge the duty to disclose Regulations. § 1 56	[X] is attached hereto OR  [] was filed on (MM/DD/YYYY) [] as United States Application Number or PCT International Application Number [] and was amended on (MM/DD/YYYY) [] (if applicable).  I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.  I acknowledge the duty to disclose information which is material to patentability as defined in Title 37 Code of Federal											
I hereby claim foreign priority le for patent or inventor's certifica States of America, listed below or of any PCT international app	te, or § 365 (a) of an and have also identi	y PCT internation by PCT internations in the properties of the pro	ational application was checking the box,	hich desig	mated at least one n application for p	country other the atent or inventor	an the United 's certificate,					
Prior Foreign Application	Country	Fore	eign Filing Date		Priority	Certified Cop						
Number(s)		(M	(M/DD/YYYY)	No	t Claimed	YES	NO I I					
				[ ] [ ] [ ]			[ ] [ ] [ ]					
	1	- lists d :	aumnlamantal mi	mity ohoo	t attached hereto	. []	[]					
[ ] Additional foreign appl	ication numbers ar	e listed on a	supplemental pric	orny snee	attached hereto	·						
I hereby claim the benefit und	der Title 35, United	States Code	§ 119(e) of any Ur	nted State	s provisional app	lication(s) liste	d below.					
Application Number			te (MM/DD/YYYY)	_	[ ] Addition	al provisional ation numbers ar						
						on a supplement						
j				sheet	attached hereto							

DECLARA		Page 2									
I hereby claim the benefit under Title 35, United States Code § 120 of any United States application(s). or § 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of Title 35, United States Code § 112. I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of the											
orior application and the national or PCT international filing date of this application.  U.S. Parent Application											
Number	Number			(MM/DI					(ıf applica		
[ ] Additional U.S. or PCT internati	onal application	on numb	ers are l	isted on	a sup	plemen	ital prio	rity she	et attached	hereto.	
As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:											
Name		egistrati			_	N	lame			Registration	
		Numbe								Number	
Greg T. Sueoka		33,800 36,247									
Sanjay Prasad Leif Sloan		37,942								ļ	
[ ] Additional attorney(s) and/or ag	ent(s) named	on a sup	plement	al sheet	attaci	ned her	eto.				
Please direct all correspondence to:		Fenw Two l	Palo Ali	ueoka Vest LL to Squai A 9430	re						
m 1 1 ((50) 050 5104	<u> </u>		U.S.A	S.A. Fax (650) 494-1417							
Telephone (650) 858-7194						<u> </u>					
are believed to be true: and further that made are punishable by fine or impriso false statements may jeopardize the va	I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true: and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.										
Name of Sole or First Invent		[ ] A p			filed	for this	unsign	ed inve		e ee	
Name Dong-Ying	Midd Initia			Family Name	Ku	0	<del></del>	Ι	1	Suffix e.g. Jr	
Inventor's Signature							Date				
Residence: City Pleasanton		State	CA	Coun	try	U.S.A.		(	Citizenship	U.S.A.	
Mailing Address 7857 Olive Co	ourt						<del></del>				
Mailing Address									<del></del>	•	
City Pleasanton		State		Zip	<u> </u>	588	(	Country	U.S.A.		
[X] Additional inventors are being n	amed on supp	lemental	sheet(s	) attache	d her	eto					

+

DECLARATION						ADDITIONAL INVENTOR(S) Supplemental Sheet									
Name of Additi	Name of Additional Joint Inventor, if any:								A petition has been filed for this unsigned inventor						
Given Name Zhou		Midd Initia			Fan Nai	nily me	Но	ng					Suffix e g. Jr.		
Inventor's Signature	l lighte l														
Residence: City	San Jose		State	CA	-   (	Countr	у	U.S.A	•		Citi	zenship	P.R.	China	
Mailing Address	311 Checkers Drive,	#208													
Mailing Address			1	T		-									
City San Jose			State	CA	<b>A</b>	Zıp	95	133		Coun	try	U.S.A.			
Name of Additi	onal Joint Inventor	r, if a	ny:	[	] A	petitio	n ha	s been 1	filed fo	r this	unsig	ned inv	entor		
Given Name Randy		Mide Initia			1	mıly me	Zh	ao					Suffix e g. Jr.		
Inventor's Signature									Date						
Residence: City	Fremont		State	CA		Countr	ry	94539	)		Citi	zenship	Chin	a	
Mailing Address	40338 San Sebastian	Place				,									
Mailing Address									_						
City Fremont			State	CA	A	Zip	94	539		Coun	try	U.S.A	•		
Name of Addit	ional Joint Invento	r, if a	ny:	[	] A	petitio	n ha	s been	filed fo	r this	unsig	gned inv	entor		
Given Name Roger		Mide				mily ame	Ni	u	•	_	•		Suffix e.g. Jr.		
Inventor's Signature					Date										
Residence: City	San Jose		State	CA		Country U.S.A. Citizen			zenship	U.S.	<b>4.</b>				
Mailing Address	1061 Harlan Drive			•	•			•							
Mailing Address															
City San Jose			State	: C	A	Zip	95	129		Cour	Country U.S.A.		•		
Name of Addit	ional Joint Invento	r, if a	ny:	l	j A	petitic	n ha	as been	filed fo	or this	unsış	gned inv	entor		
Given Name Poornac		Mide	dle			mily ame	Ra	10					Suffix e.g. Jr.		
Inventor's Signature		1			•				Date			·			
Residence: City Santa Clara State CA						A Country U.S.A. Citizenship India				a					
Mailing Address 3131 Homestead Road, #9A															
Mailing Address		-													
City Santa Clar				$\top$			Ι			_					
City Santa Ciai	·a		State	C	A	Zip	95	5051		Cour	ntry	U.S.A	١.		

+

	ADDITIONAL INVENTOR(S) Supplemental Sheet										
Name of Addit	A petition has been filed for this unsigned inventor										
Given Name Lin	Middle Initial	<u> </u>		Family Name Chen			Suffix e g Jr.				
Inventor's Signature						Date					
Residence: City	Sunnyvale		State	CA	Count	ry	U.S.A.			Citizenship	P.R. China
Mailing Address	639 Caliente Drive, #	6									
Mailing Address						T				<del></del>	
City Sunnyvale			State	CA	Zip	94	086	C	Country	U.S.A.	:
Name of Addi	tional Joint Inventor	r, if an	y:	[	A petitio	on ha	s been f	iled for	this ur	nsigned inve	entor
Given Name Jeremy		Middl Initial	e		Family Name	Al	ves				Suffix e g. Jr.
Inventor's Signature								Date			
Residence: City	Mountain View		State	CA	Count	try	94041		-   (	Citizenship	U.S.A.
Mailing Address	600 Rainbow Drive,	#160								<u>.</u>	
Mailing Address					· •	,					
City Mountain	View		State	CA	Zip	94	041	(	Country	y U.S.A.	
Name of Addi	tional Joint Invento	r, if an	y:	1	] A petition	on ha	as been f	iled for	this u	nsigned inv	entor
Given Name		Middl Initial			Family Name						Suffix e g. Jr.
Inventor's Signature								Date			
Residence: City			State		Count	try				Citizenship	
Mailing Address											
Mailing Address											
City			State		Zip			(	Countr	у	
Name of Addi	tional Joint Invento	r, if an	ıy:	1	A petiti	on h	as been 1	filed for	this u	nsigned inv	entor
Given Name		Midd Initial			Family Name			_			Suffix e g. Jr.
Inventor's Signature	-	1	<u> </u>					Date			9 1
Residence. City			State		Coun	try		l. <u> </u>		Citizenship	
Mailing Address				1	1		1				L
Mailing Address											
City			State		Zip				Countr	у	
	ventors are being named o	n supple	emental	sheet	(s) attache	d he	reto			•	

+